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We present a new linear-time algorithm to construct a rectilinear planar layout (horvert- 
representation. visibility representation) for a given planar graph. Our approach is based on the 
canonical representation of planar graphs and it is basically different from previous algorithms. 
If we direct the edges from lower-numbered vertices to higher-numbered vertices and there are 
)I vertices out of which k vertices have out-degree greater than in-degree, then the maximum width of 
the constructed layout is 
r/ 
1 max jt/~“,(1.,)-d,“(f.,).O1 <2/t-46(1\-2)62n-4. 
and the maximum height is /I+ I <n. where It is length of the longest directed path. We discuss the 
selection of a good canonical numbering to be used when constructing layouts. We also show how 
our algorithm can be applied to compute planar layouts for planar graphs using other drawings for 
vertices than horizontal segments. In these layouts the drawings for vertices may have arbitrary 
nonequal sizes and shapes. 
1. Introduction 
Rectilinear planar layouts have a great practical value. They can be used in 
many different application fields, such as VLSI-design, algorithm animation, and 
schematics. 
We know of two earlier linear-time methods for constructing rectilinear planar 
layouts. First, in 1978 Otten and van Wijk [9] proposed an algorithm for constructing 
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rectilinear planar layouts of planar graphs. Their solution is based on the USC of an 
st-numbering and ;I dual of the input graph. In 1986 Roscnstiehl and Tarjan [ 111 
proposed a linear-time variant of the algorithm b) Otten and \;m Wijk constructing 
;I rectilinear planar layout on ;I (31 --4) x II grid. Also Tamassia and Tollis [ 121 
proposed in 1986 ;I linear-time variant of the algorithm by Otten and van Wijk. Thq 
did not. however. analyze the size of the resulting layout. 
Secondly. in 198X .layakumar et a1. [6] proposed ;I genuinely ditYerent linear-time 
algorithm to construct ;I rectilinear planar layout of ;I planar graph on ;I (31 ~ 4) x II 
grid. Their solution is based on the use of depth-first search and an edge-order tree 
[6]. In their solution ;I dual of the input graph is not needed. 
Duchet et al. [I] presented in 19X3 ;I proof for the existence of a rectilinear planar 
Iayout for ;i planar graph. obviously not knon,ing of the \\ork by Ottcn and van Wi.ik. 
Their method of proof i\ based on the work of FAr!, [Z] and is not useful for the actual 
construction of ;I rectilinear planar layout. 
In this bvork we gi\c ;I Ned linear-time algorithm for constructing ~1 rectilinear 
plan;ir layout for ;I given planar graph. Our solution is based on the canonical 
representation of planar graphs by de Frayssciu et al. [3]. In 131. de Fraysseix et al. 
successfully applied canonical rcprcscntations of planar graphs to product ;I straight- 
line embedding (F:ir> embedding) on ;I (31 3) x (II I) grid. Already the work b\ 
de Fraysseix et a1. dcmonstratcs the esccllcnt usefulness of the canonical rcprescnta- 
tion and the corresponding numbering of planar graphs. 
If wc direct the edges from lower-numbcrcd \crticcs to higher-numbcrcd \crtices 
and there are II Lertices out of M hich X xrticcs ha\ L‘ ou-degree. xx greater than in-degree. 
then the musimum \vidth of the conxtructed rectilinear planar layout is 
and the maximum height i\ /I+ I <r~. \vhere /I is length of the longest directed path. 
I-‘ram the bvork of Valiant [I?] ~vc know that such ;I layout ma) take Q(u’ ) area. We 
also note that ;I canonical numbering of ;I planar graph is also an St-numbering. 
A very important property of our algorithm is that it can be easily applied to 
product layouts. whcrc the vertices are not drawn as horizontal segments. but as 
other. possibly individual drawings having possibly nonequal sizes. We present 
;I natural way to apply our algorithm to prcxiucc such layouts without losing the good 
qualities of the algorithm. It seems that other linear-time algorithms for producing 
roctilincar planar Iayouts 16. I I. 121 do not ha\,c as straightforward application to 
product these Iayouts a’r our algorithm. 
In Section 2 \vc go through some fundamental definitions and results. Section 3 
deals with the canonical representation of planar graphs and the canonical numbering 
of the vertices of ;I planar graph. In Section 4 we apply the canonical representation of 
planar graphs to construct rectilinear planar Iayouts of planar graphs and in Section 5 
wc discuss the selection of ;I good canonical numbering. 
In Section 6 we show how our algorithm can be applied to situations where the 
vertices are drawn with other drawings than horizontal segments. Finally in Section 7 
we give some final conclusions. 
This work is for the most part contained in the authors Licentiate Thesis [S]. 
2. Basics 
For the basic graph-theoretical concepts we refer to [4]. Let G =( Y ‘,&) be a graph 
with II vertices. A bijection g : f ‘c-r j 1, . . . , II) is a numbering for the vertices of G. If 
q(r)=i we write c=ci. We also say that y is ci,~‘~,..., D,. By directing the edges from 
lower-numbered vertices to higher-numbered vertices we get a directed graph induced 
by y. The numbering 11 is an st-numbering, if each vertex ~.$(cr, c’, ) is adjacent both to 
a lower-numbered and to a higher-numbered vertex. Let G be a graph, rl, . . . ,z’, 
a numbering for vertices of G, and,f’a planar representation for G. We denote by Gk the 
subgraph of G induced by I‘, , , rk and by,/, the planar representation of Gk induced 
byj: A topological planar representation,f’ corresponding tof shows the circular order 
of edges around each vertex in ,f: We shall later mostly deal with maximal planar 
graphs. Graph planarity testing and computation of topological planar representa- 
tion can be done in linear time [S. 71. A planar graph can be maximalized in linear 
time [lo]. 
A subset of plane L=(k,+l,ki+2 ,..., k,+n,) x[k,+1,kz+2 ,..., k2+t12) 
(kl, k,EN) is a qrid. We say that L is a n, x n2 grid and the width of L is n, and the 
heicght of L is 11~. 
Suppose h. maps each vertex of G to a horizontal segment and each edge of G to 
a vertical segment. Mapping h is a rectilinear planar In~out (visibility representation, 
horvert-representation) of G, iff 
(i) no segments of two distinct vertices intersect, 
(ii) the segments of edges intersect only at their endpoints and 
(iii) the segment of each edge (u, P) intersects the segments of II and I’, but no 
segments of other vertices. 
A rectilinear planar layout h is on grid L iff all endpoints of segments are grid-points 
(of L). Further, if grid L has O(rt’) points, we say that h is a cornput rectilinear planar 
layout. 
Let h be a rectilinear planar layout on grid L. If the segment of a vertex 1’ has 
a grid-point p=(s. ~1~ ), and no vertex 1” has a segment with point p’=(.u, y’) ( J”>J’~ ), 
we say that p is up~v~lrd risible. If any point of segment of I‘ is upward visible, we say 
that 1% is upward visible (w.r.t. II). If the upward visible grid-points of the segment of 
13 are (k,y), (k+ 1, y), . . . . (k-t i, y), we say that the segment of 1% is un$~rm/~~ upbvard 
risible and we write ~~(1.) = k and ~~((1) = k + i. If the segment of vertex 1’ has endpoints 
(.x1, J,) and (.x2, J) (.Y,<_Y~) we write .u,(r)=s,, .x,(rl)=.u,, and J(c)=~. If the s- 
coordinate of segment of edge e is .Y, we write .u(e)=u. 
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3. On the canonical representation of planar graphs 
The canonical representation of planar graphs is based on the following lemma by 
de Fraysseix et al. We have reformulated the lemma slightly. 
The numbering of vertices in Lemma 3. I is called a fwumifa/ r~wnbrriry. Next 
we make some observations not appearing in [3] about the relationship between 
canonical numberings and st-numberings. 
Proof. Let I’, . . I‘,, be a canonical numbering for the vertices of G and ,f’the corres- 
ponding planar representation. From Lemma 3. I it directly follows. that each vertex 
13~ ( I <I; <II) is incident with some lower-numbered vertex. 
Suppose. for contradiction. that there exists a vertex r1 (I <li <II) not incident with 
any higher-numbered vertex. The vertex l‘l, is on the exterior face of,/,. Take each 
graph Gi. i=l\ + I..... 17. in this order. Vertex (‘I, is not incident with ri and as we 
proceed from G, , to G,. rk will remain in the exterior face of,/;. Thus. I’~ is on the 
exterior face of,/;, =/: We assumed li <II: thus. I, = I or I, = 7. Since G.$ is 2-connected, 
both I‘, and 13~ are incident with I’~. a contradiction. I I 
The converse is not necessarily true. Consider. for example, the maximal planar 
graph G and the numbering of vertices of G in Fig. I. The numbering in Fig. I is an 
St-numbering for the vertices of G, but not a canonical numbering (the subgraph G3 is 
not 2-connected). 
Since both the resulting canonical numbering and the method to compute canoni- 
cal numberings will be of interest to us later, we take a closer look on the computation 
of a canonical numbering. The following Algorithm 3.3 computes the canonical 
numbering I’, , . , L‘, in linear time, given a maximal planar graph G, a topological 
planar representation ,f’ for graph G, and cycle C= L’~, u2, I’,,. The algorithm keeps 
a value h(p) for each vertex L‘ in the following way. For all vertices u not visited, 
II(L’) = u. For all vertices I‘ visited only once, h(c) = h. For all vertices P already 
numbered. h(~.)=c. For each unnumbered vertex L’ visited more than once the 
edges of L’ form j ( j> 0) connected components in the circular order of edges 
around I‘. For these vertices, /I(L.)=~. The basics for this method have been 
outlined in 131. 
Algorithm 3.3 (Cunonical r~umhrriny). 
Inpuf: A maximal planar graph G, a topological planar representation f’ for 
G given with adjacency lists and a cycle L’ 1 r2 r, of G. We assume that initially no edge 
is marked. 
Ourpuf: A canonical numbering h for the vertices of G and a list L, where the 
vertices of G appear in the ascending order of the numbering. 
(1) Initially for all vertices 1’ assign h(~.)+-u. Assign Ltcl, c2 and i+-1. 
(2) Take the first vertex not yet processed from L to be vertex C. Assign g(v)+i, 
iti+ I and h(z.)+-C. 
(3) If all edges in 11 are marked, go to (9). 
(4) Take next unmarked edge (L’, \L’) in the circular order around c’ and mark (c, w). 
(5) If h(\l’)=c, go to (3). 
(6) Make the possible operation from the following items (exactly one of the items 
is possible). 
(a) If /I(~)=cI, h(w)th. 
(b) If Il(w)=h and a neighbouring edge of (c, w) in \V is marked, h(w)+ 1. 
(c) If h(~t’)= h and neither neighbouring edge of (0, ~1) in w is marked, h(w)+-2. 
(d) If h(~l)=,j> 1 and both neighbouring edges of (u, w) in w are marked, 
h(w)+j- I. 
(e) If h(\~)=j and exactly one of the neighbouring edges of (t’. w) in vv is 
marked, h(w) remains unchanged. 
(f) If h(\v)=j and neither neighbouring edge of (~1, w) in vv is marked, 
h(\c)+j+ 1. 
(7) If hot,)= 1. ul# I’,,, and 1~ is not in list L, insert IV to the end of L. If h(w)=j> 1 
and 1~ is in list L, remove ~1‘ from L. 
(8) Go to (3). 
(9) If there are unprocessed vertices in L, go to (2). 
(10) Assign g(z;)+n. 
4. Constructing compact rectilinear planar layouts 
First we use the canonical representation of planar graphs to construct a simple 
proof for the following theorem. The theorem is already known. since it follows from 
the work of Roscnstiehl and Tarjan [I I] and the work of Jayakumar ct al. [CT]. 
However. the method of proof given here will bc of interest to us later, when 
constructing the linear-time algorithm. 
Proof. Ever! planar graph is ;I subgraph of ;I maximal planar graph. and ;I rectilinear 
layout for ;I graph can bc induced to the subgraphs. so it is sufticient IO construct the 
proof for maximal planar graphs. Let G be ;I maximal planar graph. ,f’ ;I planar 
reprcscntation for G and I’, . . . . . I’,, ;I canonical numbering for the vertices of G con- 
structed with /. 
We choose the rectilinear planar layout of G .i according to Fig. 2. Suppose now that 
wc have constructed ;I rectilinear planar Iayout for C;,, (3 <I< <H) on a grid with width 
2-2 and height k. Further suppose that for each vertex ri (i<X) we have !‘(~‘~)=i. 
Let,/, (1\‘, . . \l‘,,, )(\\‘I = I’, . \I‘,,, = r2 ) be the exterior fact of the planar representation 
,/k. Suppose that the vertices incident with rl_, in GA_, ;lK \\‘,,. . \\‘y ( 1 < /J < (/ < /)I). 
Further. ~upposc that \ t‘rtice\ \I’, . . \I‘,,~ arc uniformly upward visible in the construc- 
ted rectilinear planar Jtiyo~It for Gk and l’, ( \I‘, ) < I’, ( \t’: ) < < t., ( I(,,,, I. The 
rectilinear planar layout for GJ in Fig. 7 clearly meets these requirements. 
We construct ;I rectilinear planar layout for ( ii + , from the rectilinear planar layout 
for Gk as follows. First WC choose _I, (r, _ , ) = r, (it’,, ). .I, (rk + , ) = r, (w,, ) and )‘(I‘,, + , ) = 
I, + 1. N~M \ve can chooac .\ ( I.~ + , . il.,) = I.,(\\‘,,) (/I< j<q ). WC obtain ;I rcctilineal 
planar labout for graph Gk , I Howcvcr. the vertices \\‘P and \I‘,, arc not necesarilq 
upward visible. 
If I, + I <II. WC widen our rectilinear planar layout. We process the endpoints of 
each \ertcs vi ( j< k + I ) in the follobving ~vay. Suppose WC ha\,e an endpoint (.Y. ~‘1. 
II) If \-<Y,(1‘1,+, ) and we are not processing the right endpoint of the segment of 
\I‘,,. .Y + .\- ~ 1 
(2) If .s3Sr(l.k+, ) and we are not processing the left endpoint of the segment of wq, 
x+.v+ 1. 
Further, process each edge P in G,, as follows. 
(I) If .u(e)<.Y,(L.k+ 1 ), then s(~)+s(e)- I. 
(2) If .u(e)>x,(l.k+ 1 1. then u(e)ts(~~)+ I. 
The widening did not change the part of the rectilinear planar layout, for which 
.Y, ( rk + 1 ) < x < xr(rt + 1 ). Clearly, the vertices \I’, , . , I\‘~, ilk + 1 , \vy, . , \v,,, are uniformly 
upward visible after widening. 
It remains to check that we obtained a correct rectilinear planar layout. Since for 
each vertex I’, ( 1 <i < li + 1) we have ?‘(I.i)= i, no segments of two distinct vertices can 
intersect. It is straightforward to check that no segments of two edges can intersect 
and no segment of an edge can intersect a segment of a wrong vertex. 
Due to Lemma 3. I the exterior face ofji + , is,f’(\t,,  . . , IV,,. rh + , , w,,. . , w,) (wl = p1 , 
~t’,,=r~). It is easy to see that after widening r,(,v,)<...<r,(~~,)<~~,(l.~+,)< 
r,(~,,)< ..’ <v,(\v,,) and the obtained rectilinear planar layout is on a grid with width 
2(k + I)-2 and height I\ + 1. The obtained rectilinear planar layout meets our initial 
requirements. 
If li + I = II, no widening is needed and we obtain a rectilinear planar layout for 
graph G,,=G on a grid with height II and width 2(/r- 1)-2=2n-4. U 
The author has written a Prolog program which constructs a rectilinear layout by 
using the method of the given proof. In Figs. 4 and 5 we have a stepwise example of 
applying the program to the graph G” of Fig. 3. 
The method in Theorem 4.1 is not satisfactory, since the width of the rectilinear 
planar layout obtained is always 2n -4 and the height is II, although a more compact 
Fig. 3. An example graph G” 
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Fig. 5. An example of rectilinear planar layout construction (continued). 
rectilinear planar layout could easily be obtainable. Further, when positioning the 
vertex ck + r, we visit each vertex lli (i < k + 1) and each edge (oi, rj) (i,j< k + l), SO the 
time-complexity of the method is Q(n’). 
To achieve linear time-complexity we must not widen the representation after 
inserting the segment of each vertex. It is possible to insert the segments of vertices 
with proper initial length. 
If we modify the method of Theorem 4.1 so that when inserting the segment of uk + 1, 
We Select .YI ( rk + , ) = L’, ( wt,) and x, ( ok + 1 ) - o,(w,), then the upward visible parts of 
-77 
--- .1. ,\ I ,,,,,,, ~‘,1,?,1,<, 
segments of I\‘,, and \\‘y shorten by one unit. The edges of w,, , , . _. . l\‘,l , have aI1 been 
positioned. when inserting the segments of 13, ( j> I, + 1 ). Further. if the initial length of 
segment of 1‘1, +, is at least (/,,,,,(I.,, _, ). then it is not necessary to make that segment 
wider Inter on. 
While thus selecting the 5egmcnt of I’ I, + , . the Icngth of that segment \vill always he 
21 most tlix,(r, , , ). If A,,, (rn / ( ) < I/ (,,,, (r. I; / I ). then nr pwsjbly ha\~o to choose either 
.\,(I.~. , )<r,(n,,,) or .\,(I. I, f , ) > r, (I\,,, ). This might. however, shorten the Lisible part 01 
qment of some vcrticcs w, (i</) or i>q) so that we need IO ividen the rectilinear 
planar layout obtained this far. To avoid this. \vc must preproccss the vertices and 
compute the extra width possibly necdcd for each vertex. 
It ma) bc possible to reduce the height of the layout simply by selecting 
)‘(I‘ k+ , )=mm ;)‘(\I‘,,) . . . . . j.(H.‘,); + I. 
To achie\,o thcw gwls \vc compute for each lutes I‘ ;I width u(r) and ;I widening 
etTcct h(r). We al50 cnmpiito values /l(r) and c/(r). The value /l(r) (q(r)) tells hog much 
the segment of I’ o\crlaps with the xegmcnt of corresponding vertex w,, (u‘,, ). 
The follo\ving linear-time algorithm employ these ideas. 
Oo//~r/: A rcctilincar planar layout for C; \vith Lvidth at most 31 -4 xnd height at 
most II. 
(I) Form ;I canonical numbering for G \vith Algorithm 3.3. Let I_ bc the list 01‘ 
\rrticcs obtained in numbering. When numbering ;r vertes I‘ do also the following 
initialicalion. 
(a) Tra\crw the cdgcs of I’ and calculate rli,,(r) and r/,,,,,(r). 
(b) rr(r)+-max ;tl,,,(r). rl, ,,,, (I’) I. 
(cl I,(l.)t(l,,,,,(l.)---[/,,,(l.). 
(d) p(r~)+O. 
(Cl c/(r)+O. 
(2) In thi, step prcxus each \crteh I’ in the rcvcrsed order of L. Process the initial 
Lvidcning elli’ct h ( rl, ) of each vertex r‘ I, as follo\ts. If /I(I,~ ) GO. do nothing. Othcruise Ict 
\\’ ,,..... \\(, be the wrticc5 ad~jaccnt to I’~ in graph Cik similarl) ;IS in the proof 01 
‘Theorem 4. I. Process each \t‘, (/I< i < q) I\ ith the lirst possible of the following ittm5. 
(a) If />(I., ) = 0. stop processing vertices \t’,, , . . ii‘c, , 
(b) If ~ h(l\,, ) 3 h(r, ). then /)(\\,i ) + h (\\‘, ) + h(rk J and /,(rk 1-0. 
(c) If -/~(\I’,)>(). then /I(I\.~)+O and I,(r.l,)th(~~~)+h(~~,,). 
(d) Do nothing. 
If still h(r, )>O. then process \\.‘, with the first possible of the following items. 
(a) If ~~/)(\\,,,)>/~(r.,,). then h(~~~,,)th(\\~,,)+/~(f.~), q(rA)+h(rh) and h(r,! j-0. 
(bl If -II(I~.,,)>(). then h(r.~)tl,(r,,)+h(\\,,,). q(rr) t/1(\\.,,) and h(\\.,, ItO. 
(c) Do nothing. 
If still h(rll, ) > 0, then process IV,, as follows. Now we also make the segment of w,, wider, 
if necessary. Do the first possible of the following items. 
(a) If LV,,=V~, then a(\c,,)tu(~~,)+h(~~,), p(rr,)th(rk) and h(~‘~)tO. 
(b) If -h(b~,,)>h(rl~ ), then h(~~,)th(~2,1,)+h(rl,), p(~~)+-h(r,) and h(rk)tO. 
(c) Assign ~(l>~)~h(r~). If -h(w,)>O, then h(r,)th(r,)+b(~.,,) and b(rr,)tO. 
Assign a(~t’,)trr(~~,)+b(l.k), b(,c,)tb(,r,,)+b(f’k), and b(r,)tO. 
(3) Select segments for the vertices r, and r2 and the edge (rl. rz) as follows. 
(a) r,(rI)+l, .~,(r~)t0(r~), lj(r,)tl, ~,(r,)tu(r~)-1, ~~(r~)tl. 
(b) .Y,(L.~)+u(L.~ ), .Y~(~.~)+LI(~., )+u(L.~)- 1, r,(r+.~,(~‘~). 
r,(r2 )ts,(r,). J3(rr)+2. 
(c) Z(l.l 1 L‘+-lI(I’, ). 
(4) Select the segments for other vertices and edges. Process the vertices l’k 
(3 < li <)I) in the order of list L. Let it’ ,,, . . wq be as earlier. First choose the segment for 
vertex L’~ as follows. 
(a) r,(l’l)tl.,(\(.y)+Y(l.k). 
(b) s,(v~ I-r,(w,)-p(r,). 
Choose the segment for each edge (ck, \\*i ) ( p + 1 ,< i d 4) by assigning .Y ( ck , wi )t P, ( wi ). 
Choose the segment for edge (L.~, H,,) by assigning .Y(v~, w,,)t~~,(w,,). Finally, assign 
r,(wp)+.Y,(l.k)- I, c,(\l~,)ts,(L.6)+ I. 
Theorem 4.3. Al~~orithm 4.2 cwrrc~c~tl~~ constructs N rectilineur plmur luyout,fiw (I gicrn 
ma.uir~ctl plmur yrtrph G. 
Proof. First consider the steps I and 2 of Algorithm 4.2. Let uk and wpr . , wTy be as in 
step 2. For our proof we write ~((1,. w~)=~(Q.) and p(ri. w,)=O (i#k). Respectively, 
we write y(rk, \\‘,)=y(rk) and q(ri, \t’,)=O (i#k). 
In step I we initially assign u(~~)+max (Iri,(L.k), dout(rk)). If di,(rk)<&(~lk). then 
after step 2 we have ~l(l’~)=d,,,(l.~)+C~=~+ 1 p(cj, rk). On the other hand, if 
di,, (1’~ ) > tl,,, (ok ), then after step 2 we have 
fl(r. I”k)+ 
j=k+ 1 j=k+ 1 
Thus, as WC select the segment for vertex I‘~ in step 3 or 4. WC‘ obtain 
I.,([‘,)-r,(r,)+ 1 =tr(rk) 
,I ,I 
=card(I(I.,.I,j)l,;>I\I)+ 1 /J(f',./‘k)+ 1 q(rr.rk). 
,-A+ I r-h- 1 
Suppose that Algorithm 4.1 has processed li vertices in step 4 (?<<I, < /I) and. thus. 
formed a rectilinear planar layout for G,, Let,/ be the planar representation for G used 
when constructing the canonical numbering. Let \I., . .._. n‘,,, bc the vertices on the 
exterior fact of the planar representation li. Suppose that in the obtained rectilinear 
planar layout the vertices I\‘, . . \I‘,,, arc uniformly LIPM al-d visible. and 
r,(\\,,)~r,(\t,,I<r,(\r,,)+ I =r,(r1.,+, 1 (I <,j<JU). 
Suppose further that for each vcrter, I\‘, ( I <i <,,I) WC have 
l, II 
r,(n’,)-r,(~‘,)+ l>aird( ~(\t~,.rj)I;>/i 1 I+ 1 p(rj,\\.,j+ C c~(I.;. kc‘;). 
,-I+ I , hil 
The rectilinear planar layout for C ;? obtnincd in step 3 is ;I:, rquircd. In step 4 we 
select z, ( rl, + , ) = I‘, (w,,) and _\-, (rl, _ , ) = I., (w,, 1. Thus. we can szlcct 1-1 rl, + 1 . N’,,) = I’, I \I‘,, ) 
and .Y(I.~+ , . H’~) = r,(w,) (p-z i<y) without making the scpments of edges (11’~. rl,_ , ) 
(pdi<y) intersect wrong segments. Due to the selection ofj,(r,, , ) no segment ofany 
vertex ri ( j<!i + 1) intersects the segment of vertex r1 _ I Once vi , I is processed in 
step 4. there is no need to deal with \.ertices \\‘I, , , . u’,~ , anymore. 
Now r,(~,,) became smaller by /‘(ri. , . II’,,). but I’,(\\‘,) ( j < /I or j2 q) remained 
unchanged. Similarly. r,(~~,) became larger hy (/(I.~ , , . \\‘,, I. but r,(~t’;) (,j<p or ,j>q) 
remained unchanged. Thus. the following inequalit\- hold5 for each vertex \\‘, 
(.i<p or,i>qJ 
l’,Ot‘, )-r.,()c.i)+ I Zcard( :(\I.,. r,)J,j>k+ 1 : )+ 1 /)(I’,, it.,) 
,‘r: + 1 
+ 1 C/(l’,.\\‘,). 
,=A+2 
This holds also for I’ k_, since its segment has most recently been inserted in step 4. 
We also get 
and 
1.1 flYi) ,< 1’, (w, ) < r,( I\‘; ) + 1 = I, (\I’, _ , ) (I <;<p. L/G ;i/l?). 
l~,(lt’r)~l‘,(l\~,,)<I’,.o\~r)+ I =r,(ri,. ] )<l’,(r,,+ ] )<r,(rr., )+ I =r,(w,,) 
Hence. the rectilinear planar layout for Ga _ , meets our requirements. 
Theorem 4.4. Let G be u ma.ui/nal planar graph with n rrrtices, v,, . . . . L’, the canonical 
nurnhering used in Algorithm 4.2 arid lrt G’ hi the directed graph induced by the 
canonical numbering r, . . I’,, Let thc)re he k rrrtices in G,.ftir \ohich doUl(r) > di, (v), and 
let h be the length qf the longest dircjctrd pcrth in G. Al~gorithm 4.2 constructs a rectilinear 
planar lu~.out jar G on N grid lvith height h + 1 and width 
i max I~l,“,(1’i)-fli,l(l’i), 0) <2/7-4-(k-2)<2n-4. 
i=1 
Proof. The smallest y-coordinate given to a segment of any vertex is ~(u, )= 1. 
Suppose, that the vertex having a segment with the largest y-coordinate is uh and 
y(uh)=h. Since y(uh)=Iz, there must be a vertex 11~~’ and an edge (uh-‘, uh) in graph 
G’ and J‘(U h ' ) = h- 1. In this respect vertex uh- ’ 1s similar to uh and repeating this 
reasoning we find in graph G’ the directed path u’ . ..uh with length h- 1. 
Suppose, that the longest directed path in G’ is ~4~ . uh+‘. In step 4 we choose 
J(u’)>J’(u’-I)(1 <i<h) and the grid needed has height at most II+ 1. The part of the 
theorem concerning the height of the grid follows. 
The width of the grid needed for a rectilinear planar layout obtained with 
Algorithm 4.2 is clearly .u,(~~~)-.Y~(I~~ )+ 1.Consider vertex ri (i>2). If rli,(L’i)~d,,1(L’i), 
vertex 13; does not make the rectilinear planar layout wider. Suppose, now, that 
b(rj)=d”,,(ri)-di”(l’i)>O. 
In step 2 when processing the value h(~i) we may widen the rectilinear planar layout 
at most h(r~~) =L&,,,(~~)-L/~~(L.~). either directly or using values h(cj) ( j< i). Thus, the 
width of the grid needed is 
i max ~fi~“~(z’i)-rli”(~i), 0). 
i=l 
If ~1 is the number of edges in G, then xr= 1 max (d,,,(~~)-d~,(~l~), 0  <WI. In graph 
G’ each vertex I’i (2<i<r1- 1) has at least one in-coming and at least one out-going 
edge. Thus, there are at least II -2 edges in G’ not making the sum 
I:= 1 max Id,,, ((.i ) - Olin (f’i ), 0 ) larger. Applying Euler’s formula we obtain 
i max (d,",(I.i)-di"(ri).Oj <3n-6-(n-2)=2n-4. 
i=l 
Suppose l’i (i>2) has do,,(~i)>cIin(ci). Due to Lemma 3.1 vertex ci (i>2) has at least 
two incoming edges. Thus, rl,,, (t’i I- cl,, (L‘i ) d d,,, ( ri ) ~ 2. Since also di, ( I‘ 1 ) < d,,, (cl ) 
and di,(lz )<d,,,(~~), we get 
i maxId,,,(~i)-di,(l.i), O) <3rz-6-(n-2)-(/1-2) 
i=l 
=2n-4-(k-2). 0 
Proof. Graph G has O(H) edges. The canonical numbering can be constructed in O(r7) 
time. Computing in-degrees and out-degrees for vertices takes O(n) time. In step 2 we 
visit each edge at most once. Step 3 takes constant time. In step 4 WC visit each edge at 
most once. 
As Algorithm 4.2 processes the values h((>, ). it makes a greedy choice. For each I’~ it 
would be ideal to spread the effect of h(~~) to vertices so that it is not needed to make 
the segment of I’, wider. If we want to achieve the best strategy to handle the h(r,) 
values. the algorithm needs to search the paths in subgraph Gk , in a way which takes 
nonlinear time. 
The author has implemented ;I Prolog program to construct a similar rectilinear 
planar layout as Algorithm 4.2. In Fig. 6 we have a rectilinear planar layout con- 
structed for our example graph G” with that program. 
5. On selecting a good canonical numbering 
The si,z of the resulting rectilinear planar layout has ;I great practical value in 
applications. It is clear that the selection of the canonical numbering used in con- 
structing the rectilinear planar layout with Algorithm 4.2 effects the size of the 
resulting layout. 
As an example. consider the graph G’ and the canonical numbering shown in Fig. 7. 
Let G’ be the directed graph induced by the canonical numbering. The length of the 
-ii 
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Fig. 7. A worst-case t”or Algorithm 4.2. 
longest path in G”’ is n- 1. In G” we further get 
C max (dout(ri)-din(Ci)9 0) =dout(l.l)kdi"(l'l )+dout(C.2)-din(L'Z) 
i=l 
= 211- 4. 
If we construct a rectilinear planar layout for graph G’ using the canonical numbering 
in Fig. 7, the layout takes the largest possible area. 
Rosenstiehl and Tarjan [l l] faced a somewhat similar problem. They conjectured 
that the problem of selecting a bipolar orientation minimizing the area needed for the 
rectilinear planar layout is NP-hard. Further, in some cases their algorithm does not 
find the smallest possible rectilinear planar layout regardless of the bipolar orienta- 
tion used. 
Selecting the best canonical numbering seems also to be a difficult problem. Based 
on the nice characterization of the size of the resulting rectilinear planar layout we will 
propose a heuristics for finding a good canonical numbering. 
It is unwise to have ri and r2 with large degrees since these degrees affect directly 
the size of the resulting rectilinear planar layout. Rather, one should select ri and ~1~ so
that the edge (v,, cl) has minimal sum of degrees. When constructing the numbering, 
we avoid choosing vertices with less than half of their edges discovered since just those 
vertices make the size of the resulting rectilinear planar layout larger. 
In the algorithm for canonical numbering we can, instead of using one list L, use 
two lists L, and L2 for the vertices ready to be numbered. In list L1 we keep the 
vertices ready to be numbered with more than half of their edges discovered and in list 
L, we keep other vertices ready to be numbered. As we number the next vertex, we 
take that vertex from L,. unless L1 is empty. 
6. Applying the algorithm to produce layouts with arbitrary drawings for vertices 
A natural application of a layout-algorithm is to produce layouts for various 
diagrams. Doing this we must replace the segments of vertices with some other 
drawings. which in general ma!- have individual length. width. and shape. This is not 
an easy task. if the dra\vingh of the cdgcs not adjacent to ;I vertex are not allowed IO 
intersect the dra\ving of this Lertex. Consider. for instance. ;I layout which maps 
vertices to points in the plane. Replacing ;I point with ;I drawing with nonLero width 
or height may easily cause some additional edges intersect the Ned drawing. 
Next we show briefly and some\vhat informally. how our algorithm can be applied 
to produce this kind of layouts. This is ;I \ery straightforward application. There are 
basicall\~ two things to do \vhen appling Algorithm 3.2 to produce layouts with 
arbitrary drawings for vertices. First. M hen computing the rectilinear planar layout WC 
must ensure that there Mill be enough \p;icc to replace the \crtes-segments with 
appropriate dralvings. Sccondlh. \vc ha\c 10 mahtz the actual replacement. 
Nest \ve she\\ ho\\ these tahks can hc accomplished. Suppose \‘ertex I’ should be 
drawn \\ith ;I drawing lilting inside ;I rectangle \\ith width l\‘(r) and height ~(1.). To 
take care of the width \t’(!‘, ) it i’r ~uf~icicnt in 5tep I to initialize ~(1.) and h(r) as follows: 
(a) rl(l’J+mas It/,,, (I’). A,,,,, (I’). \\‘(I’) + I I. 
Ib) h(r~)+mas ;tl,,,,,Irl. \\‘(I’)+ I : ~ d,,,(l.L 
This initialization cnsura that the Midth of segment of I’ will be at least )(‘(I‘). 
To take care of the height \\e mndifq item (c) in step 3 as follows: 
(c) J‘(rr. )+lll;l\ : j’(lC,,). . j‘(l\‘,, 1; + I +(‘I/‘, 1. 
Now it is possible to replace the segment of each vertex I‘, by ;I drawing having 
width rt,(ri) and height VII.,) ;14 follows. WC select the center point (c’,. C) ) of the 
bounding rectangle of drawing of I’, to bc I x,(r, ) -- .s,(ri ). I’ -c(ri) 2). We remove the 
parts of scgmcnts of cdgch that are inside ;I rectangle r(r,) with lower left corner 
(C’, \\‘I I‘, ) 2. c’\. ~ (a( ri ) 2) and upper right corner (c,, + I\,( I‘, ) 2. c’r + c( I’, 1 2). We suppose 
that the drawing of l‘i connccta in some appropriate way to ivhat is left of the segments 
of edges of I,. One may. for instance. dra\\, additional connecting segments from given 
points in the dra\\ ing of I., like in Fig. X. In Fig. X the dashed rectangle is the rectangle 
I’(I’, ). Theac modilications C;III clearly he made Lvithout alfecting the linearity of the 
algorithm. 
It i, ob\ioua that this easy application of Algorithm 3.2 is poaiblc because WC 
explicitly keep up the width of the segments of vertices. Other linear-time algorithms 
to compute rcctilincar planar layouts [6. 1 1. 121 behave dilrerently in this respect and 
it seems more ditiicult to appl! than in ;I similar way 
‘29 
7. Conclusions 
The algorithm proposed in this work is of interest not only because it is linear-time 
and constructs a compact rectilinear planar layout. and there is an interesting 
characterization of the size of the resulting rectilinear planar layout, but also 
because there is very straightforward way to apply this algorithm to produce layouts 
where the vertices may be drawn with arbitrary drawings having arbitrary sizes and 
shapes. 
For a nonplanar graph, dummy vertices may be inserted to obtain a modified 
planar graph. Instead of drawing the segments of a dummy vertex inserted, one 
may just connect the endpoints of the appropriate edges of the dummy vertex, 
thus materializing the crossover of edges in a drawing of the original nonplanar 
graph. 
In Section 5 we proposed a heuristics for selecting a canonical numbering to get 
a small rectilinear planar layout. A further problem is to examine whether there is 
a smaller upper limit for the size of the resulting rectilinear planar layout, if the 
heuristics is used. 
In our algorithm we use a maximalized planar graph to construct the rectilinear 
planar layout. However, once the canonical numbering has been constructed, we do 
not need the dummy edges inserted to maximalize the original graph. It may be 
possible to get a smaller layout (in linear time) by ignoring the dummy edges when 
computing the layout. 
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